

	(a)	Register R5 is used in a program to point to the top of a stack containing 32-bit numbers. Write a sequence of instructions using the Index. Autoincrement, and Autodecrement addressing modes to perform each of the following tasks;		
		(i)	Pop the top two items off the stack, and them, then push the resu onto the stack.	lt 5)
		(ii)	가게 하는 살이 아니다면 하는 것이 되었다. 그 아니는 아니는 아니는 아니는 사람들이 되었다면 하는 것이 없다.	4)
		(iii)	Remove the top ten items from the stack.	4)
		For	each case, assume that the stack contains ten or more elements.	
			OS 8491 — COMPUTO, ARCHITECTURE	
	(b)	Multiply each of the following pairs of signed 2's- complement numbers using the Booth algorithm. In each case, assume that A is the multiplicand and B is the multiplier.		
		(i)	A = 010111 and $B = 110110$ (4+	1)
		(ii)	A = 110011 and $B = 101100$	4)
		(iii)	A = 001111 and $B = 001111$	4)
12.	(a)	Explain hardware implementation of floating – point operations wineat sketch.		th
			What are the methods to improve a Pont performance?	
	(b)	(i)	Draw the flowchart and explain about booth algorithm (6)
		(ii)	Multiply 100111 with 11011 using booths algorithm. (7)
13.	(a)	Exp	lain basic MIPS implementation with neat diagram.	
			Or annienia to semeticumi edi svil)	
	(b)	With neat diagram discuss data hazard and stalls.		
14.	(a)	(i)	Brief the difficulties in parallel processing. Explain how speed-the challenge is addressed with example.	ір (7)
		(ii)		6)
			Find the AMAT for a processor with 1 ms clock cycle time, a miss clock cycles, a miss rate of 0.25 miss roll a cac	
	(b)	Exp	lain the flynn's classification of computer with suitable diagram.	

(b) Define Interrupts. Explain how to interrupts from multiple devices in detail. PART C — $(1 \times 15 = 15 \text{ marks})$ Consider three processors P1, P2, and P3 executing same 16. (a) (i) instruction set. P1 has 2 GHz of clock rate and CPI of 1.5. P2 has a 3.5 GHz clock rate and a CPI of 1.0. P3 has 3.0 GHz clock rate and has CPI of 2.2. Find which processor has the highest performance expressed in instructions per second. Also find the number of cycles and number of instructions in each processor if each processor executes a program in 10 seconds. Discuss DMA controller with neat block diagram? (8)(ii) Or (i) Consider a two address format specified as source, destination. (b) Examine the following sequence of instruction and explain the addressing modes used and the operations done in each instruction. (1) MOVE (R3) +, R0 (2)(2)ADD(R3) +, R0(2)MOVE RO, (R3) (2)(3) (4) (2)MOVE 8(R3), (R5) (2)(5)ADD #70, R3 (ii) Compare and contrast fine grained multi-threading and coarse grained multi-threading? (5)

With neat sketch explain various mapping techniques of cache memory?

Or

15.

(a)